Where academic tradition
meets the exciting future

HDL Based Design (2017 Autumn)

Organisation: UTU / Dept. of Future Technologies

Credit Points: 5

Responsible Person: Pasi Liljeberg

Course code: DTEK8067

Learning outcomes:
To learn how to design digital systems with hardware description languages (HDLs), especially VHDL to get hands on experience on design flow for modern electronic systems. Is able to used modern CAD tools for simulation and synthesis for performance and trade-off studies towards implementation. Understands synthesis and simulation constraints including timing closures as well as power and area constraints

VHDL syntax and coding styles. Modeling combinational and sequential components as well as data paths and control systems. Design flow. Simulation as a verification method and the creation of testbenches for simulations. Synthesizable VHDL, synthesis process and constraining for synthesis. The usage of modern CAD tools for simulation and synthesis. Introduction to Verilog.



  1. Wed 6.9.–25.10. weekly at 8–10, 110C, Agora
  2. Thu 7.9.–26.10. weekly at 10–12, 110C, Agora


  1. Mon 11.9.–18.12. weekly at 8–10, K127, Agora
  2. Tue 12.9.–24.10. weekly at 8–12, K127, Agora / Mon 30.10.–18.12. weekly at 12–16, K127, Agora
  3. Tue 12.9.–24.10. weekly at 14–18, K127, Agora / Fri 3.11.–22.12. weekly at 8–12, K127, Agora